

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Thomas N. Toombs and Micky Holtzman
Title: Voltage Negotiation In A Single Host Multiple Cards System
Serial No.: Not yet assigned Filing Date: Herewith
Examiner: Not yet assigned Group Art Unit: Not yet assigned
Docket No.: M-10234-1D US

San Francisco, California
April 9, 2001

BOX PATENT APPLICATION
COMMISSIONER FOR PATENTS
Washington, D. C. 20231

PRELIMINARY AMENDMENT

Dear Sir:

Entry of this preliminary amendment prior to an examination on the merits is respectfully requested.

In the Claims:

Please cancel claims 1-16 without prejudice. A copy of the remaining pending claims, appears in Appendix 2 hereto.


Please replace Claims 22 and 26 with the following (a marked up version of these claims are appended hereto in Appendix 1):

- 22. The memory system according to Claim 17 is a flash memory.
- 26. The memory system according to Claim 22 is a flash memory.

EXPRESS MAIL LABEL NO:

EL707909276US

Respectfully submitted,



Michael G. Cleveland
Reg. No. 46,030

LAW OFFICES OF
SKJERVEN MORRILL
MACPHERSON LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

Amended Claims

22. The memory system according to claim [Claim] 17 is a flash memory.
26. The memory system according to claim[Claim] 22 is a flash memory.

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

APPENDIX 2 Pending Claims

17. A memory system comprising:

a plurality of memory groups, each of said memory groups comprising a plurality of memory sectors, each of said memory sectors comprising a plurality of memory cells;

a plurality of group tags, each of said group tags corresponds to one of said memory groups, each of said group tags indicating whether the memory cells under the corresponding memory group are erasable; and

a plurality of sector tags, each of said sector tags corresponds to a memory sector, each of said sector tags indicating whether the memory cells under the corresponding memory sector are erasable,

wherein all the memory cells belonging to one memory sector are erasable when either the corresponding sector tag or the corresponding group tag of the memory sector is set;

wherein any combination of memory sectors in a memory group can be simultaneously erased, and any combination of the memory groups can be simultaneously erased.

18. The memory system according to Claim 17, wherein the number of memory sectors in each memory group is configurable.

19. The memory system according to Claim 18, wherein the corresponding sectors in each memory group is calculated in real time.

20. The memory system according to Claim 17, wherein the number of memory cells in each memory sector is configurable.

21. The memory system according to Claim 20, wherein the corresponding memory cells in each memory sector is calculated in real time.

22. The memory system according to Claim 17 is a flash memory.

23. A memory system comprising:
a plurality of memory groups, each of said memory groups comprising a plurality of memory cells;
a plurality of group tags, each of said group tags corresponding to one of said memory groups, each of said group tags indicating whether the memory cells under the corresponding memory group are write protected; and
wherein any combination of the memory groups can be write protected.

24. The memory system according to Claim 23, wherein the number of memory cells in each memory group is configurable.

25. The memory system according to Claim 23, wherein the corresponding cells in each memory group is calculated in real time.

26. The memory system according to Claim 22 is a flash memory.

LAW OFFICES OF
SKJERVEN MORRILL
MACPHERSON LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979